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SPICE Parameter Extraction from Simulations
and Experimental Data
Robert L. Saxer Jr.
Abstract—SPICE parameters are a valuable tool used in
the designing of integrated circuits. SPICE parameters
communicate device behavior to circuit simulators. The
purchase and support of Silvaco’s UTMOST software
provided the function of extracting SPICE parameters
from devices at RIT. With this new capability, RIT can
obtain new levels of circuit simulation accuracy before
fabrication. A method of SPICE parameter extraction was
created and documented for simulated and experimental
data.
Index Terms— BSIM3, Parameter extraction, SPICE,
UTMOST.
I. INTRODUCTION
JN the production and development of modernintegrated cir uits, SPICE parame ers are a
important link between circuit designers and process
technology. Accurate SPICE parameters loaded into
simulation software provide an essential tool to test the
functionality and performance of circuit designs.
Increased model accuracy reduces the possibility of
critical errors and costly manufacturing iterations.
SPICE models are extracted from both physical devices,
and simulated devices. In the latter case, process
designers using process simulation can create simulated
devices, which are used to extract parameters. If the
process simulation contains the required accuracy, the
extracted SPICE models can be passed to circuit
designers. Using this method, the circuit designers can
update device models and modify their designs before
the physical process is initiated in the lab.
The objective of this investigation was to develop a
process of parameter extraction at RIT. To achieve the
desired accuracy, use of the higher-level SPICE models
was desired. The UTMOST parameter extraction
program by Silvaco International was utilized as it can
output and convert between many different levels and
versions of SPICE parameters. It was necessary to
Manuscript received May 19, 2003. This work was supported by
the Rochester Institute of Technology.
R. L. Saxer is with the Rochester Institute of Technology,
Rochester, NY 14623 USA(e-mail rlsl884@rit.edu)
develop an understanding of the extraction routines, and
strategy to complete this work.
Using the UTMOST software, methods of parameter
extraction have been documented; specifically a process
of extracting parameters was developed for both
electrical simulation results and electrical measurements
taken on RIT fabricated devices.
U. BACKGROUND
What is SPICE?
SPICE or Simulation Program with Integrated Circuit
Emphasis, simulators predict the electrical
characteristics of circuit elements. The simulator is used
to determine how a complex circuit will respond to
applied bias. SPICE requires a circuit schematic and
circuit element models as inputs, and provides a
simulated circuit response as the output. The elements
in a circuit may include resistors, capacitors, inductors,
diodes, field effect transistors, bipolar junction
transistors, transmission lines, voltage sources, and
current sources. Each of these circuit elements is
described by a list of SPICE parameters. It is necessary
to have accurate parameters for accurate SPICE
simulations. This project focused on parameter
extraction from MOS transistors.
Methods of simulating circuit elements include
physically based simulators such as ATLAS by
SILVACO, that use differential equations derived from
Maxwell’s laws. These simulators take in specific
biasing conditions, a device structure, like that of a
MOSFET, and solve for the carriers in the structure.
Electrical performance is determined by simulating
carrier movement through the structure. Physical
simulators are highly accurate when the appropriate
physics is programmed in. The simulators are very
useful for investigating single devices, but are not
generally used for circuit analysis. This is due to the
complex computing required to solve the multi
dimensional differential equations.
SPICE solves for current and voltages at each node in
a circuit similar to a student solving nodal and mesh
analysis in an undergraduate Electrical Engineering
Circuits class. Time is treated as the independent
variable in SPICE circuit simulations. The response of
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• • • rtraction and Requirements
I MOSFET SPICE models can be broken down along
~ometric and bias conditions. Parameters can be
•I,
~tracted by isolating the~se effects using methods
milar to a full factorial designed experiment. The
• meral requirements for extracting a MOSFET model
• • e as follows. The devices are to be biased in all
gions. Bias dependent parameters are extracted by
srrøt Length Large ialyzing and curve fitting each geometry device in the
Fig. 1. Extraction geometries. The diamond~ points indicate geometries llowing regions; the subthreshold region, the linear
suitable for extraction. The circle • geometries are useful as model
verification points. gion, and the saturation region. For extraction of bulk
capacitors, tile charge up ano discharge ettects are also effects, it is essential to have four terminal MOSFET
fitted to model equations, for use in SPICE. Transistors devices; gate, source, drain, and substrate (or well)
require an additional amount of complexity in their terminals. The necessary geometries required for
associated models. extraction are a large length and large width device,
large length devices of varying width, and large width
SPICE His(ory devices of varying length. The desired geometries are
shown graphically in Fig. 1. Large length and large
SPICE was originally developed by the University of width devices are used for extraction of the root SPICE
California, Berkeley in 1972. The original SPICE levels model. The other sets allow length and width effects to
1,2, and 3 were derived straight from undergraduate be decoupled. Layout of the desired geometries with 4
device physics text books. These SPiCE models were terminals each allows accurate BSIM3 model extraction.
strongly tied to physical meaning. However, the
mathematical implementation of these models was poor,
and the SPICE simulators had convergence problems
with these first models.
The Berkeley Short-channel Insulated gate field effect
transistor Model (BSIM) was created to improve
mathematical implementation and thus simulation
convergence. While the BSIM and BSIM2 models did
fit accurately and simulate well, they lacked physical
meaning. A model containing good physical meaning is
easier to extract parameters than a model without
physical meaning. Parameters with physical meaning
can be extracted by isolating a geometry or electrical
bias. Purely empirical parameters are determined with
curve fitting algorithms.
BSIM3 offers an improvement in physical meaning.
BSIM3 uses a single equation to define operation over
all bias conditions. This improves the continuity of I-V
and C-V curves. The BSIM3 model is made up of 185
parameters that describe the functionality of a MOSFET
manufactured with a certain process technology. Due to
its accuracy, the BSIM3 SPICE model was chosen for
extraction in this project.
UTMOST
UTMOST stands for Universal Transistor Modeling
SofTware. UTMOST is a data acquisition and
parameter extraction tool that can easily and quickly
create accurate SPICE parameter models. This software
can extract parameters from both simulated and physical
devices. UTMOST interacts with other SILVACO
software, and can control a variety of test equipment
including automated probe stations and parameter
analyzers.
Extraction in a New Technology Development Mode
SPICE parameters are necessary for the development
of new integrated circuits (IC). When developing an
entirely new process flow, new IC parameters need to be
made available for circuit designers.
By using a physical based simulator during
development, a starting SPICE model can be obtained
for circuit simulation. This approach fits nicely into the
process of technology development. During the
8
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development of a new technology, physical based
modeling is used to develop a process that gives the
desired results. ATHENA by SILVACO can virtually
take a wafer from starting substrate to metallization.
Once a complete device is constructed on the computer,
the device can be electrically simulated using ATLAS.
The use of CAD tools greatly reduces cost and time,
compared to exclusively developing a new technology in
the cleanroom.
Development starts with the simulation of processes,
and an entire device. The process flow is then modified
until the device demonstrates the desired electrical
characteristics. Once this is achieved, devices are
simulated with geometries suitable for extraction. These
devices are ‘electrically tested’ and the results are used
for parameter extraction. By making SPICE parameters
available at this early stage, the work of developing the
technology into a manufacturable process can occur in
parallel with circuit development and test.
Model VerWcation from Fabricated Devices
Once a manufacturable process is obtained, parameter
extraction can be repeated with real devices. For real
devices, the structure is created in the cleanroom, and
the electrical data is taken using a parameter analyzer.
A parameter analyzer will provide DC data for
extraction. Capacitance and high frequency parameters
are also necessaly for a complete SPICE model. These
parameters can be extracted by using C-v meters and
high frequency analyzers in a manner similar to DC
testing.
Ill. MOTIVATION
Parameter extraction is an enabling capability. It
enables the Microelectronic Engineering department to
provide circuit designers with accurate SPICE models.
SPICE parameters extracted from the RIT Subji
CMOS [I] or the RIT Strongarm [2j CMOS processes
are valuable in the design and development of complex
circuits. By using SPICE parameters extracted from
JUT processes, the circuit simulation should provide a
reasonable match to the manufactured result.
IV. PROCEDURE
Extraction from Simulated Devices
The Strongarm CMOS process simulation developed
in EMCR6041704 [3] was used as a starting point. The
“Semiconductor Process & Device Modeling” class
provides a study into the use of physical simulation to
model complex processes and electrical operation.
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The grid created by the initial ATHENA Strongarm
simulation was not optimum for ATLAS simulation.
DevEdit was used to reduce the number of nodes, and
the number of obtuse triangles. Fig. 2 and Fig. 3 show
the device before and after the regrid operation.
Although it is outside the scope of this project, it is
important to note that more accurate ATHENA
simulation results would have been obtained if extra
node points had been placed in the gate oxide and
polysilicon.
An ATHENA routine was then created that modifies
the starting structure into a full MOSFET of the
appropriate length. The ATHENA routine takes the
starting structure file, mirrors it on the right, cuts the
resulting structure to half the desired length, and mirrors
again on the right side. This method checks the critical
dimension of the channel length and uses variables to
return a device of the exact channel length specified.
This ATHENA routine was repeated 14 times in a
simulation file to produce structures of 14 different
lengths from the starting structure file.
Ijim l.6jjm
Ijim l.5jim
An ATLAS simulation was then created to perform
e necessary electrical simulations. Four drain current
aphs are required for extraction of BSIM3 parameters,
r each device geometry.
IDS vs VGS stepping VBS, with a low VDS
IDS vs VDS stepping VGS, with a low VBS
IDS vs VGS stepping VBS, with a high VDS
IDS vs VDS stepping VGS, with a high VBS
Graph I was used by UTMOST to extract linear and
bthreshold region parameters. Saturation region
tput conductance parameters were extracted in Graph
In Graph 3, subthreshold conductance parameters are
— ~estigated. Graph 4 permits extraction of KETA, a
SIM3 bulk effect parameter.
Many bias points were necessary for suitable accuracy
in UTMOST extraction. This was due to the number of
points per curve, and the quantity of different
geometries. To handle such a large quantity of physical
electrical simulations (bias points > 14300) a fast
computer was required. A Linux workstation was
outfitted with dual AMD ATHLON MP-2600+
processors and 2 gigabytes of random access memory.
The station was essential for running the thousands of
lines of simulation code for several reasons.
1) This system did not stop mid simulation,
compared to the previous computers.
2) This system provided quick simulation turnaround
time. For example, if a line of simulation code
contains a syntax error, it is quickly arrived upon.
The pure speed of the system increased the pace
of troubleshooting.
The UTMOST interactive software was then used to
create a template logfile. The template logfile serves as
a vehicle for transporting external data into the
parameter extractor and contains the appropriate headers
describing bias information.
Batch mode UTMOST (using DECKBUILD) was
used to convert the ATLAS electrical data into an
UTMOST Iogfile format. Once in the correct format,
I
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Fig. 2. ATHENA process grid.
7 I S
Fig. 3. DevEdit modified grid. Optimized for ATLAS simulation
10
Saxer, Robert L. 21” Annual Microelectronic Engineering Conference, May 2003
the data was manually moved into the template logfile
under the appropriate headers.
The completed template logfile was ready for
extraction. Extraction of the BSIM3 model is simple at
this point. Parameters: TOX (oxide thickness), Xi
(source/drain junction depth), NCH (channel doping),
and NSUB (substrate or well doping) taken from the
ATHENA TONYPLOT were loaded manually into the
SPICE parameter file. TOX had to be loaded into
UTMOST, since no CV measurements were made from
which to extract oxide thickness. TOX is critical in
many of the extraction algorithm. Manually loading Xi,
NCH, and NSUB provide an accurate starting point for
the BSIM3 extraction routine.
Next the logfile was loaded and the extraction routine
run. Immediately after extracting the parameters, a
comparison between the data and the model was shown
for each bias region, and each geometry. Then the
parameters were automatically placed in the parameter
file.
If the results show good match up, then the process is
complete. If the model does not fit, then UTMOST
contains a number of optimization options. Figures 4-9
show the model fit, for a single geometry over all useful
bias conditions.
Width effects were neglected in the extraction of
simulated Strongarm CMOS BSIM3 models. ATHENA
is incapable at creating three-dimensional structures.
ATLAS does have the capability of creating and
measuring three-dimensional structures. However,
structures created in ATLAS are not the physically
simulated structures like those made in ATHENA. For
this project, it was desirable to understand how to
extract parameters from realistic simulations. Therefore,








Fig. 5. lOS vs VOS. VDS in the Linear region. Linear Scale
= 257.41
-‘ lOS vs. VGS
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Fig. 4. Subthreshold bias conditions. VDS in the Linear region. Log scale
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Fig. 6. Linear and Saturation bias regions. Low VBS.
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IDS vs. vcs ructures. In addition, each test device is required to be
four terminal device.
A National Instruments GPIB-232CT-A serial to
P18 converter box was obtained, along with a null
odem serial cable. With these connections, it was
)ssibie for the HP4145 to communicate with the
TMOST software.
The HP4 145 probes were connected to the device
~der test (DUT), and UTMOST was set to measure and
~tract. UTMOST then told the HP4 145 to bias the
~vice, as the setup required, and query for the next
wice hookup. While measuring each device, the
suits were shown on the workstation. If the final
~ ~mmary of results showed good match up, then the
ocess was complete. If not, then the parameters could
optimized. Note that no further measurements
~eded to be taken for optimization. UTMOST used the
ota or subsets of the data already taken to perform
timization.
Although the intent was to extract SPICE parameters
om fabricated devices, accurate models were not
eated. Communication between the extraction
~gineer and layout engineer did not occur early enough
request four terminal devices, and appropriate
~ometries.
V. CONCLUSION
A method of parameter extraction from both
4.00 6. ~perimental and simulated devices has been realized
id documentation has been created. The simulated
:rongarm CMOS process was used for BSIM3 spice
orameter extraction and the resulting model matched
__________ e original data. The full BSIM3 model is shown in
ppendix 1. A BSIM3 model was also extracted for a
aled version of the Strongarm CMOS process. The
suits also looked very good and the model is located in
ppendix 2.
The UTMOST software is capable of controlling and
~tracting parameters from other commonly used
easurement equipment. The methods learned and
mple instruction manual created will be easily
~pandable into the extraction of high frequency, and
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Fig. 9. Linear and Saturation bias regions. High VBS.
Extraction from Fabricated Devices
Extraction from fabricated devices was
straightforward once all the necessary connections were
in place. As listed previously, devices of the
appropriate geometry need to be present as test
APPENDIX
1[LEVEL ] 8
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2[VERSION 1 3.1 56[PD)BLCB] 0 VA~1.0
3[TNOM 1 27 degreesC 57[DROUT ] 0.1342 -
4[TOX I 4.40E-08 m 58[PSCBE1 ] 3.20E+09 V/rn
5[XJ ] 4.80E-07 m 59[PSCBE2 I 3.13E-08 V/rn
6[NCH I 2.94E+16 cmA~3 60[PVAG 1 0 -
7[NSUB ] 7.40E+15 cmA~3 61[DELTA ] 0.01 V
8[VTHO ] 0.8865 V 62[NGATE ] cmA~3
9[K1 1 1.246 VAO.5 63[ALPHAO ] mN
1O[K2 ] -0.0309 - 64[BETAO J V
11[K3 1 0 - 65[ALPHAI I IN
12[K3B ] 0 V’-l.O 66[IIRAT
13[W0 ] 2.50E-06 m 67[GEO
14[NLX ] 2.OOE-08 m 68[RSH ] ohm/square
15[DVTOW 1 0 m’~-1.0 69[RD ] ohm/square
16[DVTIW ] 0 m~’-1.0 70[RS J ohm/square
17[DVT2W 1 -0.032 V”-l.O 71[RDC ] ohm/square
18[DVTO J 2 - 72[RSC ] ohm/square
19[DVT1 ] 0.4731 - 73[NDS
20[DVT2 0.0422 VA~1.0 74[VNDS 1 V
21[VBM I V 75[LD ~ m
22[U0 1 832.97 cmA2.ONs 76[WD I m
23[UA ] 3.70E-09 mN 77[ACM I m
24[UB J -6.50E-18 (mN~’2 78[LDIF J m
25[UC ] -1.83E-10 V”-l.O 79[HDIF ] rn
26[VSAT j 1.47E+05 rn/sec 80[N 1 m
27[A0 1 0.5295 - 81[JS ] Nm”2
28[AGS 1 0 VA.1.0 82[JSW ] Aim
29[B0 1 0 m 83[IS ] A
30[B1 ] 0 m 84[MOBMOD ] I -
31[KETA 1 -0.0722 VA~1.0 85[TEMPMOD] -
32[A1 1 0 VA~1 .0 86[PRT 1 0 ohm*um/C
33[A2 1 1 - 87[UTE 1 -1.5 -
34[RDSW ] 569.99 ohm*umAWR 88[KT1 1 0 V
35[PRWG ] 0 VA~1.0 89[KT1L 1 0 V*m
36[PRWB 1 0 V”-.S 90[KT2 ] 0 -
37[WR ~ 1 - 91[UAI I 4.30E-09 mN
38jVVINT j 2.14E-08 m 92[UB1 I -7.60E-18 (rnN)”2
39[LINT ] 1.17E-08 m 93[UC1 ] -5.60E-11 VF~~1.0
40[XL 1 0 m 94[AT I 3.30E+04 rn/sec
41[XW ] 0 m 95[VFB V
42[DWG I 0 mN 96[PHI ] V
43[DWB j 0 mN”0.5 97[GAMMAI j VAO.5
44f’JOFF 1 -0.0952 V 98[GAMMA2 I VAO.5
45[NFACTOR j 1.128 - 99[VBX ] V
46[CIT j 0 F/m”2 100[XT ] m
47[CDSC ] 2.42E-05 F/m’~2 101[VBI ] V
48[CDSCD 1 0 FNm”2 102[NQSMOD 1 0 -
49[CDSCB 1 0 FNm’~2 103[ELM ] -
50[ETAO ] 0 - 104[WL 1 0 m”WLN
51[ETAB ~ 0 V”-l.O 105[WLN 1 1 -
52[DSUB ) 0.0341 - 106[WW ) 0 mAWWN
53[PCLM 1 1.395 - 107[WWN I I -
54[PDIBLCI 1 0.0489 108[WWL j 0 mAWWN+WLN
55[PDIBLC2I 1.OOE-05 109[LL 1 0 m’~LLN
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110[LLN ] I - 164[TRS2 J 1/K’~2
111[LW ] 0 m”LWN 165[CGSL
112[LWN ] I - 166[CGDL




117[NOIMOD I 171[DLC ] 0
118[NOIA ] - 172[DWC 1 0
119[NOIB 1 - 173[WMIN I
120[NOIC ] - 174[WMAX
121[EM ] V/rn 175[LMIN ]
122[EF I V/rn 176[LMAX I
123[CAPMOD ] 2 - 177[SMOOTH
124[INTCAP I - 178[ABULKLIM]
125[VFBCV - 179[NLIM I
126[CJpar 1 0 F 180[LAMBLIM I
127[CJSWpar] 0 F 181[UEFFLIM]
I28[XPART 1 0 182[PARAMCHKI
129[CGDO I F/rn 183[BINUNIT]
130[CGSO ] F/rn 184[BERK
131[CGBO ] F/rn 185[DELVTO I V
132[FC I F/rn
I 33[CJ 1 2. Simulated Strongarm CMOS [Scalled]
I 34[PB I DEVICE PARAMETER LISTING
135[MJ SPICE: SmartSpice
136[CJSW ] F/rn MODEL: BSIM3v3.1L8
137[PBSW ~ F/rn
138[MJSW I NAME OPTIMIZED UNIT
139[CJSWG I
140[PBSWG I 1[LEVEL ] 8
141[MJSWG I 2[VERSION] 3.1
142[CBD 1 F 3[TNOM I 27 degreesC
143[CBS I F 4[TOX I 2.00E-08 m
144[JCAP I 5[XJ ] 3.50E-07 rn
145[TEMPLEVI 6[NCH I 1.38E+17 crn”-3
I46ITEMPLEVCI 7[NSUB I 3.30E+16 cm~-3
147[EG ] eN 8[VTHO ] 0.9096 V
148[GAPI ] eV/K 9[KI ] 1.184 V”0.5
149[GAP2 ] K 10[K2 1 -0.00783 -
150[XTI ] 1I[K3 1 0 -
151[TCJ I 1/K 12[K3B 1 0 VA~1.O
152[TPB I 13[W0 j 2.50E-06 m
153[TMJI I 1/K 14[NLX ] 2.19E-08 m
154[TMJ2 I 1/K”2 15[DVTOW I 0 m”-l.O
155[TCJSW I 1/K 16[DVT1W 1 0 rnA~1.0
156[TPBSW j V/K 17[DVT2W ] -0.032 V”-l.O
157[TMJSW1 ] I/K 18[DVTO 1 2 -
158[TMJSW2 I 1/KA2 19[DVT1 0.2247 -
159[TTT1 I 1/K 20[DVT2 I 0.0877 V’~-1.0
160[TTT2 I 1/K’2 21[VBM I V
161[TRD1 I 1/K 22[U0 1 625.72 cmA2.ONs
162[TRD2 I 1/KA2 23[UA I 1.64E-09 rnN
163[TRS I I/K 24[UB I -8.70E-19 (rnNY’2
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25[UC ] -7.80E-11 V’~-1.0 79[HDIF I
26[VSAT ] I .07E+05 rn/sec 80[N I m
27[A0 I 0.4529 - 81[JS ] AIm”2
28[AGS I 0 V’~-1.0 82[JSW I Aim
29[B0 ] 0 m 83[IS I A
30[B1 ] 0 rn 84[MOBMOD I I -
31[KETA ] -0.0422 V”-l.O 85[TEMPMOD] -
32[A1 I 0 VA~1 .0 86[PRT ] 0 ohm*um/C
33[A2 I I - 87[UTE ] -1.5 -
34[RDSW ] 686.14 ohm*umAWR 88[KTI 1 0 V
35[PRWG 1 0 VA~1.0 89[KTIL j 0 V*m
36[PRWB j 0 VA~.5 90[KT2 ] 0 -
37[WR ] I - 91[UAI ] 4.30E-09 rn/V
38[WINT ] 5.40E-08 m 92[UB1 ] -7.60E-18 (mN)”2
39[LINT ] 6.70E-08 m 93[UC1 ] -5.60E-11 V’~-1.0
40[XL ] 0 m 94[AT J 3.30E+04 rn/sec
41[XW 1 0 m 95[VFB ] V
42[DWG 1 0 rn/V 96[PHI I V
43[DWB ] 0 mNAO.5 97[GAMMAI I VAO.5
44[VOFF 1 -0.1031 V 98[GAMMA2 I VAO.5
45[NFACTOR] 1.035 - 99[VBX ] V
46[CIT ] 0 F/rnA2 100[XT I m
47[CDSC ] -2.69E-04 F/mA2 10I[VBI ] V
48[CDSCD ] 0 FNm’~2 102[NQSMOD I 0 -
49[CDSCB 1 0 FNm”2 103[ELM I -
50[ETAO ] 0 - 104[WL 1 0 rn”WLN
51[ETAB I 0 VA~1,0 105[WLN ] I -
52[DSUB J 0.0706 - 106[WW 1 0 m”WWN
53[PCLM ] 0.9076 - 107[WWN ] I -
54[PDIBLCI] 0.00496 - 108[WWL ] 0 rnAWWN+WLN
55[PDIBLC2] 8.30E-04 - 109[LL ] 0 mALLN
56[PDIBLCB] 0 V”-l.O I10[LLN ] 1 -
57[DROUT ] 0.0706 - 111[LW 1 0 m’~LWN
58[PSCBEI I 5.50E+09 V/rn 112[LWN I I -
59[PSCBE2 ] 2.97E-08 V/rn 113[LWL 1 0 m~’LWN+LLN
60[PVAG J 0 - I 14[NLEV I
61[DELTA 1 0.01 V 115[AF
62[NGATE I cmA~3 116[KF
63[ALPHAO] mN I17[NOIMOD I
64[BETAO ] V 118[NOIA I -
65[ALPHAI ~ IN 119[NOIB ] -
66[IIRAT ] 120[NOIC I -
67[GEO ] 121[EM I V/rn
68[RSH I ohm/square 122[EF j V/rn
69[RD ] ohm/square 123[CAPMOD ] 2 -
70[RS I ohm/square 124[INTCAP I -
7I[RDC I ohm/square 125[VFBCV ] -
72[RSC I ohm/square 126[CJpar 1 0 F
73[NDS I 127[CJSWparJ 0 F
74[VNDS ~ V 128[XPART ) 0
75[LD ] 129[CGDO ] F/rn
76[WD ] m I30[CGSO I F/rn
77[ACM ] rn 131[CGBO ] F/rn
78[LDIF ] m 132[FC j F/rn
15
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